Publications

(2021). Pono: A Flexible and Extensible SMT-based Model Checker. In CAV.

PDF Cite

(2021). Syntax-Guided Synthesis for Lemma Generation in Hardware Model Checking. In VMCAI.

PDF Cite

(2020). Verification of Recurrent Neural Networks for Cognitive Tasks via Reachability Analysis. In ECAI.

PDF Cite

(2020). In Search for a SAT-Friendly Binarized Neural Network Architecture. In ICLR.

PDF Cite

(2020). Synthesizing Environment Invariants for Modular Hardware Verification. In VMCAI.

PDF Cite

(2019). ILAng: a Modeling and Verification Platform for SoCs using Instruction-Level Abstractions. In TACAS.

PDF Cite

(2018). Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification. In TODAES.

PDF Cite

(2018). ILA-MCM: Integrating Memory Consistency Models with Instruction-Level Abstractions for Heterogeneous System-on-Chip Verification. In FMCAD.

PDF Cite

(2016). A Hardware-based Technique for Efficient Implicit Information Flow Tracking. In ICCAD.

PDF Cite